line 1f, after "VSUM" delete "may";
line 12 before "set" delete "be" and insert --is--;
 after "set" delete "equal to zero";
line 16, after "to" insert --the--;
line 18, before "than" delete "greater" and insert -less--; and
line 23, before "than" delete "less" and insert -greater--.

Page 16, line 10, after "and" delete " J^2 " and insert -- J_2 --.

IN THE CLAIMS:

2

3

11

17

Please delete claims 2-3 and 15-16 without prejudice.

Please amend the claims as follows:

- 1. (amended) A direct current sum bandgap voltage comparator comprising:
 - a summing node;
 - a plurality of current sources connected to the summing node, each current source supplying a current to the summing node and being connected to a power supply voltage[, wherein the current at the summing node is equal to zero when the power supply voltage is equal to a preselected voltage], wherein the currents sources supply currents according to a bandgap equation:

 $K_1 (V_{CC} - V_T) + K_1 V_T = K_2 V_{BE} + K_3 (KT/q)$

- where V_{cc} is the power supply voltage, V_T is the threshold
- voltage, V_{BE} is a base emitter voltage, and kT/g is equal to a
- 14 thermal voltage where k is Boltzman's constant, T is the
- 15 temperature in kelvin, q is the electronic charge, and K1, K2,
- 16 and K₃ are constants; and
 - an indicator circuit having an input connected to the

Page 3 of 14 Slemmer - 08/056,301 summing node and generating a logical signal at an output, responsive to voltage changes in the summing node.

(4. (amended) [The direct current sum bandgap voltage comparator of claim 3,] A direct current sum bandgap voltage comparator comprising:

a summing node;

19

6

€4

14

15

16

17 18

1

1 6

2

3

4

5

6

a plurality of current sources connected to the summing node, each current source supplying a current to the summing node and being connected to a power supply voltage; and

an indicator circuit having an input connected to the summing node and generating a logical signal at an output, responsive to voltage changes in the summing node, wherein the currents sources supply currents according to a bandgap equation:

$$K_1 (V_{CC} - V_T) + K_1 V_T = K_2 V_{BE} + K_3 (kT/q)$$

where V_{cc} is the power supply voltage, V_T is the threshold voltage, V_{F} is a base emitter voltage, and kT/q is equal to a thermal voltage where k is Boltzman's constant, T is the temperature in kelvin, q is the electronic charge, and K_1 , K_2 , and K_3 are constants and wherein the plurality of current [mirrors] sources comprises four current mirrors.

- (amended) The direct current sum bandgap voltage comparator of claim, wherein the first current mirror includes a plurality of transistors and supplies a current to the summing node defined by $K_1(\mathbf{V_{cc}}-V_T)$ [, where $\mathbf{V_{cc}}$ is the power supply voltage and V_T is a threshold voltage in the first current mirror].
- 1 %. (amended) The direct current sum bandgap voltage
 2 comparator of claim %, wherein the second current mirror
 3 includes a plurality of transistors and supplies a current to

Page 4 of 14 Slemmer - 08/056,301 the summing node defined by $K_1V_{\scriptscriptstyle T}[$, where $V_{\scriptscriptstyle T}$ is a threshold voltage in the second current mirror].

(amended) The direct current sum bandgap voltage comparator of claim, wherein the third current mirror includes a plurality of transistors and supplies a current to the summing node defined by $K_2V_{BE}[$, where V_{BE} is a base-emitter voltage defined by a selected transistor in the third current mirror].

- 9. (amended) The direct current sum bandgap voltage comparator of claim 8 further comprising a clamping circuit connected to the summing node, wherein a voltage swing for the summing node, responsive to changes in current supplied by the current mirrors, may be set between selected voltages [for the summing node].
- 10. (amended) The direct current sum bandgap voltage comparator of claim 8 further comprising a cascode stage [interposed] located between the summing node and the current mirrors.
 - 14. (amended) A zero power circuit comprising:
 - a first circuit;
 - a direct current sum bandgap voltage comparator comprising:
 - a summing node
 - a plurality of current sources connected to the summing node, each current source supplying a current to the summing node and being connected to a power supply voltage[, wherein the current at the summing node is equal to zero when the power supply voltage is equal to a preselected voltage], wherein the current sources supply according to a bandgap equation:

Page 5 of 14 Slemmer - 08/056,301

24

17

4 5 6

1

2

3

4

5) 12

4

6 7

8 9

10

11

12

where V_{cc} is the power supply voltage, V_T is the threshold 13 voltage, V_{BE} is a base emitter voltage and kT/g is equal to 14 the thermal voltage, where k is Boltzman's constant, T is the 15 temperature in kelvin, g is the electronic charge, and K_1 , K_2 , 16 and K3, are constants. 17 ; and

26

27

28

29

30

31

an indicator circuit having an input connected to the summing node and generating a logical signal at an output, responsive to changes in the summing node; and

a switching circuit for providing power to the first circuit from a primary power supply and a secondary power supply, the switching circuit being connected to the output of the indicator circuit, wherein power from the primary power supply is supplied to the first circuit if the logical signal indicates that the power supply voltage is equal to or greater than the preselected/voltage and power from the secondary power supply is supplied to the first circuit if the power supply voltage is \psi ess than the preselected voltage.

5

6

7

8

9

(amended) [The zero power circuit/of claim 16,] A zero 17. power circuit comprising:

a first circuit;

a direct current sum bandap voltage comparator comprising:

a summing node;

a plurality of/current sources connected to the summing node, each current source supplying a current to the summing node and being connected to a power supply voltage-;

10 and an indicator circuit having an input connected to the summing node and generating a logical signal at an output, responsive to changes in the summing node; and

a switching circuit for providing power to the first circuit from a primary power supply and a secondary power supply, the switching circuit being connected to the output of the indicator circuit, wherein power from the primary power supply is supplied to the first circuit if the logical signal indicates that the power supply voltage is equal to or greater than the preselected voltage and power from the secondary power supply is supplied to the first circuit if the power supply voltage is less than the preselected voltage, wherein the current sources supply according to a bandgap equation:

 $K_1 (V_{CC} - V_T) + K_1 V_T = K_2 V_{BE} + K_3 / kT/q)$

where V_{cc} is the power supply voltage, V_T is the threshold voltage, V_{BE} is a base emitter voltage, and kT/q is equal to the thermal voltage, where k is Boltzman's constant, T is the temperature in kelvin, q is the electronic charge, and K_1 , K_2 , and K_3 , are constants and wherein the plurality of current sources comprises four current mirrors.

1 / 13. (amended) The zero power circuit of claim [16] 17.
2 wherein the secondary power supply is a battery.

(amended) The zero power circuit of claim 17, wherein the first current mirror includes a plurality of transistors and supplies a current to the summing node defined by $K_1(\mathbf{V}_{cc}-V_T)$ [, where \mathbf{V}_{cc} is the power supply voltage and V_T is a threshold voltage in the first current mirror].

(amended) The zero power circuit of claim A^{-7} , wherein the second current mirror includes a plurality of transistors and supplies a current to the summing node defined by $K_1V_T[$, where V_T is a threshold voltage in the second current mirror].

Page 7 of 14 Slemmer - 08/056,301

(amended) The zero power circuit of claim 20° , wherein the third current mirror includes a plurality of transistors and supplies a current to the summing node defined by $K_2V_{BE}[$, where V_{BE} is a base-emitter voltage defined by a selected transistor in the third current mirror].

(amended) The zero power circuit of claim 22 further comprising a clamping circuit connected to the summing node, wherein a voltage swing for the summing node, responsive to changes in current supplied by the current mirrors, may be set between selected voltages [for the summing node].

(amended) The zero power circuit of claim 22 further comprising a cascode stage [interposed] located between the summing node and the current mirrors.

Please add the following new claims:

--27. A direct current sum bandgap voltage comparator comprising:

a summing node;

a plurality of current sources connected to the summing node and directly connected to a power supply voltage, each current source supplying a current to the summing node, wherein the summing node voltage level is responsive to the currents supplied; and

an indicator circuit having an input connected to the summing node, wherein the indicator circuit is responsive to changes in the summing node voltage level and generates at an output a logical signal at one state when the summing node voltage level is greater than a predetermined value and generates the logical signal at the output at another state when the summing node voltage level is less than the predetermined value, the predetermined value corresponding to

Page 8 of 14 Slemmer - 08/056,301

8 9